mirror of
https://github.com/torvalds/linux.git
synced 2025-12-07 20:06:24 +00:00
08d70143e3
In commit296602b8e5("arm64: dts: rockchip: Move RK3399 OPPs to dtsi files for SoC variants"), everything shared between variants of RK3399 was put into rk3399-base.dtsi and the rest in variant-specific DTSI, such as rk3399-t, rk3399-op1, rk3399, etc. Therefore, the variant-specific DTSI should include rk3399-base.dtsi and not another variant's DTSI. rk3399-op1 wrongly includes rk3399 (a variant) DTSI instead of rk3399-base DTSI, let's fix this oversight by including the intended DTSI. Fortunately, this had no impact on the resulting DTB since all nodes were named the same and all node properties were overridden in rk3399-op1.dtsi. This was checked by doing a checksum of rk3399-op1 DTBs before and after this commit. No intended change in behavior. Fixes:296602b8e5("arm64: dts: rockchip: Move RK3399 OPPs to dtsi files for SoC variants") Cc: stable@vger.kernel.org Signed-off-by: Quentin Schulz <quentin.schulz@cherry.de> Reviewed-by: Dragan Simic <dsimic@manjaro.org> Link: https://patch.msgid.link/20251029-rk3399-op1-include-v1-1-2472ee60e7f8@cherry.de Signed-off-by: Heiko Stuebner <heiko@sntech.de>
169 lines
3.3 KiB
Plaintext
169 lines
3.3 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (c) 2016-2017 Fuzhou Rockchip Electronics Co., Ltd
|
|
*/
|
|
|
|
#include "rk3399-base.dtsi"
|
|
|
|
/ {
|
|
cluster0_opp: opp-table-0 {
|
|
compatible = "operating-points-v2";
|
|
opp-shared;
|
|
|
|
opp00 {
|
|
opp-hz = /bits/ 64 <408000000>;
|
|
opp-microvolt = <800000 800000 1150000>;
|
|
clock-latency-ns = <40000>;
|
|
};
|
|
opp01 {
|
|
opp-hz = /bits/ 64 <600000000>;
|
|
opp-microvolt = <825000 825000 1150000>;
|
|
};
|
|
opp02 {
|
|
opp-hz = /bits/ 64 <816000000>;
|
|
opp-microvolt = <850000 850000 1150000>;
|
|
};
|
|
opp03 {
|
|
opp-hz = /bits/ 64 <1008000000>;
|
|
opp-microvolt = <900000 900000 1150000>;
|
|
};
|
|
opp04 {
|
|
opp-hz = /bits/ 64 <1200000000>;
|
|
opp-microvolt = <975000 975000 1150000>;
|
|
};
|
|
opp05 {
|
|
opp-hz = /bits/ 64 <1416000000>;
|
|
opp-microvolt = <1100000 1100000 1150000>;
|
|
};
|
|
opp06 {
|
|
opp-hz = /bits/ 64 <1512000000>;
|
|
opp-microvolt = <1150000 1150000 1150000>;
|
|
};
|
|
};
|
|
|
|
cluster1_opp: opp-table-1 {
|
|
compatible = "operating-points-v2";
|
|
opp-shared;
|
|
|
|
opp00 {
|
|
opp-hz = /bits/ 64 <408000000>;
|
|
opp-microvolt = <800000 800000 1250000>;
|
|
clock-latency-ns = <40000>;
|
|
};
|
|
opp01 {
|
|
opp-hz = /bits/ 64 <600000000>;
|
|
opp-microvolt = <800000 800000 1250000>;
|
|
};
|
|
opp02 {
|
|
opp-hz = /bits/ 64 <816000000>;
|
|
opp-microvolt = <825000 825000 1250000>;
|
|
};
|
|
opp03 {
|
|
opp-hz = /bits/ 64 <1008000000>;
|
|
opp-microvolt = <850000 850000 1250000>;
|
|
};
|
|
opp04 {
|
|
opp-hz = /bits/ 64 <1200000000>;
|
|
opp-microvolt = <900000 900000 1250000>;
|
|
};
|
|
opp05 {
|
|
opp-hz = /bits/ 64 <1416000000>;
|
|
opp-microvolt = <975000 975000 1250000>;
|
|
};
|
|
opp06 {
|
|
opp-hz = /bits/ 64 <1608000000>;
|
|
opp-microvolt = <1050000 1050000 1250000>;
|
|
};
|
|
opp07 {
|
|
opp-hz = /bits/ 64 <1800000000>;
|
|
opp-microvolt = <1150000 1150000 1250000>;
|
|
};
|
|
opp08 {
|
|
opp-hz = /bits/ 64 <2016000000>;
|
|
opp-microvolt = <1250000 1250000 1250000>;
|
|
};
|
|
};
|
|
|
|
gpu_opp_table: opp-table-2 {
|
|
compatible = "operating-points-v2";
|
|
|
|
opp00 {
|
|
opp-hz = /bits/ 64 <200000000>;
|
|
opp-microvolt = <800000 800000 1075000>;
|
|
};
|
|
opp01 {
|
|
opp-hz = /bits/ 64 <297000000>;
|
|
opp-microvolt = <800000 800000 1075000>;
|
|
};
|
|
opp02 {
|
|
opp-hz = /bits/ 64 <400000000>;
|
|
opp-microvolt = <825000 825000 1075000>;
|
|
};
|
|
opp03 {
|
|
opp-hz = /bits/ 64 <500000000>;
|
|
opp-microvolt = <850000 850000 1075000>;
|
|
};
|
|
opp04 {
|
|
opp-hz = /bits/ 64 <600000000>;
|
|
opp-microvolt = <925000 925000 1075000>;
|
|
};
|
|
opp05 {
|
|
opp-hz = /bits/ 64 <800000000>;
|
|
opp-microvolt = <1075000 1075000 1075000>;
|
|
};
|
|
};
|
|
|
|
dmc_opp_table: opp-table-3 {
|
|
compatible = "operating-points-v2";
|
|
|
|
opp00 {
|
|
opp-hz = /bits/ 64 <400000000>;
|
|
opp-microvolt = <900000 900000 925000>;
|
|
};
|
|
opp01 {
|
|
opp-hz = /bits/ 64 <666000000>;
|
|
opp-microvolt = <900000 900000 925000>;
|
|
};
|
|
opp02 {
|
|
opp-hz = /bits/ 64 <800000000>;
|
|
opp-microvolt = <900000 900000 925000>;
|
|
};
|
|
opp03 {
|
|
opp-hz = /bits/ 64 <928000000>;
|
|
opp-microvolt = <925000 925000 925000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&cpu_l0 {
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
};
|
|
|
|
&cpu_l1 {
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
};
|
|
|
|
&cpu_l2 {
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
};
|
|
|
|
&cpu_l3 {
|
|
operating-points-v2 = <&cluster0_opp>;
|
|
};
|
|
|
|
&cpu_b0 {
|
|
operating-points-v2 = <&cluster1_opp>;
|
|
};
|
|
|
|
&cpu_b1 {
|
|
operating-points-v2 = <&cluster1_opp>;
|
|
};
|
|
|
|
&dmc {
|
|
operating-points-v2 = <&dmc_opp_table>;
|
|
};
|
|
|
|
&gpu {
|
|
operating-points-v2 = <&gpu_opp_table>;
|
|
};
|