mirror of
https://github.com/torvalds/linux.git
synced 2025-12-07 11:56:58 +00:00
c64da3950c
The Svrsw60t59b extension allows to free the PTE reserved bits 60 and 59 for software, this patch uses bit 60 for uffd-wp tracking Additionally for tracking the uffd-wp state as a PTE swap bit, we borrow bit 4 which is not involved into swap entry computation. Link: https://lkml.kernel.org/r/20251113072806.795029-6-zhangchunyan@iscas.ac.cn Signed-off-by: Chunyan Zhang <zhangchunyan@iscas.ac.cn> Cc: Albert Ou <aou@eecs.berkeley.edu> Cc: Alexandre Ghiti <alex@ghiti.fr> Cc: Alexandre Ghiti <alexghiti@rivosinc.com> Cc: Al Viro <viro@zeniv.linux.org.uk> Cc: Andrew Jones <ajones@ventanamicro.com> Cc: Arnd Bergmann <arnd@arndb.de> Cc: Axel Rasmussen <axelrasmussen@google.com> Cc: Christian Brauner <brauner@kernel.org> Cc: Conor Dooley <conor.dooley@microchip.com> Cc: Conor Dooley <conor@kernel.org> Cc: David Hildenbrand <david@redhat.com> Cc: Deepak Gupta <debug@rivosinc.com> Cc: Jan Kara <jack@suse.cz> Cc: Liam Howlett <liam.howlett@oracle.com> Cc: Lorenzo Stoakes <lorenzo.stoakes@oracle.com> Cc: Michal Hocko <mhocko@suse.com> Cc: Mike Rapoport <rppt@kernel.org> Cc: Palmer Dabbelt <palmer@dabbelt.com> Cc: Paul Walmsley <paul.walmsley@sifive.com> Cc: Peter Xu <peterx@redhat.com> Cc: Rob Herring <robh@kernel.org> Cc: Suren Baghdasaryan <surenb@google.com> Cc: Vlastimil Babka <vbabka@suse.cz> Cc: Yuanchu Xie <yuanchu@google.com> Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
79 lines
2.3 KiB
C
79 lines
2.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (C) 2012 Regents of the University of California
|
|
*/
|
|
|
|
#ifndef _ASM_RISCV_PGTABLE_BITS_H
|
|
#define _ASM_RISCV_PGTABLE_BITS_H
|
|
|
|
#define _PAGE_ACCESSED_OFFSET 6
|
|
|
|
#define _PAGE_PRESENT (1 << 0)
|
|
#define _PAGE_READ (1 << 1) /* Readable */
|
|
#define _PAGE_WRITE (1 << 2) /* Writable */
|
|
#define _PAGE_EXEC (1 << 3) /* Executable */
|
|
#define _PAGE_USER (1 << 4) /* User */
|
|
#define _PAGE_GLOBAL (1 << 5) /* Global */
|
|
#define _PAGE_ACCESSED (1 << 6) /* Set by hardware on any access */
|
|
#define _PAGE_DIRTY (1 << 7) /* Set by hardware on any write */
|
|
#define _PAGE_SOFT (3 << 8) /* Reserved for software */
|
|
|
|
#define _PAGE_SPECIAL (1 << 8) /* RSW: 0x1 */
|
|
|
|
#ifdef CONFIG_MEM_SOFT_DIRTY
|
|
|
|
/* ext_svrsw60t59b: bit 59 for soft-dirty tracking */
|
|
#define _PAGE_SOFT_DIRTY \
|
|
((riscv_has_extension_unlikely(RISCV_ISA_EXT_SVRSW60T59B)) ? \
|
|
(1UL << 59) : 0)
|
|
/*
|
|
* Bit 3 is always zero for swap entry computation, so we
|
|
* can borrow it for swap page soft-dirty tracking.
|
|
*/
|
|
#define _PAGE_SWP_SOFT_DIRTY \
|
|
((riscv_has_extension_unlikely(RISCV_ISA_EXT_SVRSW60T59B)) ? \
|
|
_PAGE_EXEC : 0)
|
|
#else
|
|
#define _PAGE_SOFT_DIRTY 0
|
|
#define _PAGE_SWP_SOFT_DIRTY 0
|
|
#endif /* CONFIG_MEM_SOFT_DIRTY */
|
|
|
|
#ifdef CONFIG_HAVE_ARCH_USERFAULTFD_WP
|
|
|
|
/* ext_svrsw60t59b: Bit(60) for uffd-wp tracking */
|
|
#define _PAGE_UFFD_WP \
|
|
((riscv_has_extension_unlikely(RISCV_ISA_EXT_SVRSW60T59B)) ? \
|
|
(1UL << 60) : 0)
|
|
/*
|
|
* Bit 4 is not involved into swap entry computation, so we
|
|
* can borrow it for swap page uffd-wp tracking.
|
|
*/
|
|
#define _PAGE_SWP_UFFD_WP \
|
|
((riscv_has_extension_unlikely(RISCV_ISA_EXT_SVRSW60T59B)) ? \
|
|
_PAGE_USER : 0)
|
|
#else
|
|
#define _PAGE_UFFD_WP 0
|
|
#define _PAGE_SWP_UFFD_WP 0
|
|
#endif
|
|
|
|
#define _PAGE_TABLE _PAGE_PRESENT
|
|
|
|
/*
|
|
* _PAGE_PROT_NONE is set on not-present pages (and ignored by the hardware) to
|
|
* distinguish them from swapped out pages
|
|
*/
|
|
#define _PAGE_PROT_NONE _PAGE_GLOBAL
|
|
|
|
/* Used for swap PTEs only. */
|
|
#define _PAGE_SWP_EXCLUSIVE _PAGE_ACCESSED
|
|
|
|
#define _PAGE_PFN_SHIFT 10
|
|
|
|
/*
|
|
* when all of R/W/X are zero, the PTE is a pointer to the next level
|
|
* of the page table; otherwise, it is a leaf PTE.
|
|
*/
|
|
#define _PAGE_LEAF (_PAGE_READ | _PAGE_WRITE | _PAGE_EXEC)
|
|
|
|
#endif /* _ASM_RISCV_PGTABLE_BITS_H */
|