Files
linux/Documentation
Nicolas Pitre 1e904e1bf6 ARM: vexpress: introduce DCSCB support
This adds basic CPU and cluster reset controls on RTSM for the
A15x4-A7x4 model configuration using the Dual Cluster System
Configuration Block (DCSCB).

The cache coherency interconnect (CCI) is not handled yet.

Signed-off-by: Nicolas Pitre <nico@linaro.org>
Reviewed-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
Acked-by: Pawel Moll <pawel.moll@arm.com>
2013-05-29 15:50:34 -04:00
..
2011-09-27 18:08:04 +02:00
2012-04-03 13:09:18 +02:00
2012-10-08 13:50:12 +10:30
2011-09-27 18:08:04 +02:00
2012-12-14 08:48:59 +01:00
2013-04-02 09:39:55 -07:00
2013-03-02 20:09:50 +00:00
2011-03-31 11:26:23 -03:00
2013-01-10 01:27:46 +01:00
2011-11-02 16:07:02 -07:00
2013-04-27 16:41:43 -07:00
2013-04-08 13:33:48 -07:00
2011-03-31 11:26:23 -03:00
2012-07-29 21:11:05 -03:00
2013-04-16 18:47:19 +09:00
2012-12-10 15:54:27 +01:00
2012-12-05 23:52:10 +00:00
2011-03-31 11:26:23 -03:00
2011-09-27 18:08:04 +02:00
2013-02-19 08:42:37 +01:00
2013-04-24 11:42:42 +10:00
2012-02-28 16:05:06 +01:00
2011-09-27 18:08:04 +02:00
2011-03-31 11:26:23 -03:00
2012-01-02 13:04:55 +01:00