mirror of
https://github.com/torvalds/linux.git
synced 2025-12-07 20:06:24 +00:00
arm64: dts: qcom: sm8350: Add display system nodes
Add mdss, mdss_mdp, dsi0, dsi0_phy nodes. With these nodes the display subsystem is configured to support one DSI output. Signed-off-by: Robert Foss <robert.foss@linaro.org> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230117120223.1055225-2-rfoss@kernel.org
This commit is contained in:
Robert Foss
committed by
Bjorn Andersson
Bjorn Andersson
parent
6fa1a0f8cb
commit
d4a4410583
@@ -3,6 +3,7 @@
|
|||||||
* Copyright (c) 2020, Linaro Limited
|
* Copyright (c) 2020, Linaro Limited
|
||||||
*/
|
*/
|
||||||
|
|
||||||
|
#include <dt-bindings/interconnect/qcom,sm8350.h>
|
||||||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||||
#include <dt-bindings/clock/qcom,dispcc-sm8350.h>
|
#include <dt-bindings/clock/qcom,dispcc-sm8350.h>
|
||||||
#include <dt-bindings/clock/qcom,gcc-sm8350.h>
|
#include <dt-bindings/clock/qcom,gcc-sm8350.h>
|
||||||
@@ -2781,14 +2782,302 @@
|
|||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
mdss: display-subsystem@ae00000 {
|
||||||
|
compatible = "qcom,sm8350-mdss";
|
||||||
|
reg = <0 0x0ae00000 0 0x1000>;
|
||||||
|
reg-names = "mdss";
|
||||||
|
|
||||||
|
interconnects = <&mmss_noc MASTER_MDP0 0 &mc_virt SLAVE_EBI1 0>,
|
||||||
|
<&mmss_noc MASTER_MDP1 0 &mc_virt SLAVE_EBI1 0>;
|
||||||
|
interconnect-names = "mdp0-mem", "mdp1-mem";
|
||||||
|
|
||||||
|
power-domains = <&dispcc MDSS_GDSC>;
|
||||||
|
resets = <&dispcc DISP_CC_MDSS_CORE_BCR>;
|
||||||
|
|
||||||
|
clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
||||||
|
<&gcc GCC_DISP_HF_AXI_CLK>,
|
||||||
|
<&gcc GCC_DISP_SF_AXI_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_MDP_CLK>;
|
||||||
|
clock-names = "iface", "bus", "nrt_bus", "core";
|
||||||
|
|
||||||
|
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
interrupt-controller;
|
||||||
|
#interrupt-cells = <1>;
|
||||||
|
|
||||||
|
iommus = <&apps_smmu 0x820 0x402>;
|
||||||
|
|
||||||
|
status = "disabled";
|
||||||
|
|
||||||
|
#address-cells = <2>;
|
||||||
|
#size-cells = <2>;
|
||||||
|
ranges;
|
||||||
|
|
||||||
|
dpu_opp_table: opp-table {
|
||||||
|
compatible = "operating-points-v2";
|
||||||
|
|
||||||
|
/* TODO: opp-200000000 should work with
|
||||||
|
* &rpmhpd_opp_low_svs, but one some of
|
||||||
|
* sm8350_hdk boards reboot using this
|
||||||
|
* opp.
|
||||||
|
*/
|
||||||
|
opp-200000000 {
|
||||||
|
opp-hz = /bits/ 64 <200000000>;
|
||||||
|
required-opps = <&rpmhpd_opp_svs>;
|
||||||
|
};
|
||||||
|
|
||||||
|
opp-300000000 {
|
||||||
|
opp-hz = /bits/ 64 <300000000>;
|
||||||
|
required-opps = <&rpmhpd_opp_svs>;
|
||||||
|
};
|
||||||
|
|
||||||
|
opp-345000000 {
|
||||||
|
opp-hz = /bits/ 64 <345000000>;
|
||||||
|
required-opps = <&rpmhpd_opp_svs_l1>;
|
||||||
|
};
|
||||||
|
|
||||||
|
opp-460000000 {
|
||||||
|
opp-hz = /bits/ 64 <460000000>;
|
||||||
|
required-opps = <&rpmhpd_opp_nom>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
mdss_mdp: display-controller@ae01000 {
|
||||||
|
compatible = "qcom,sm8350-dpu";
|
||||||
|
reg = <0 0x0ae01000 0 0x8f000>,
|
||||||
|
<0 0x0aeb0000 0 0x2008>;
|
||||||
|
reg-names = "mdp", "vbif";
|
||||||
|
|
||||||
|
clocks = <&gcc GCC_DISP_HF_AXI_CLK>,
|
||||||
|
<&gcc GCC_DISP_SF_AXI_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_AHB_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_MDP_LUT_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_MDP_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_VSYNC_CLK>;
|
||||||
|
clock-names = "bus",
|
||||||
|
"nrt_bus",
|
||||||
|
"iface",
|
||||||
|
"lut",
|
||||||
|
"core",
|
||||||
|
"vsync";
|
||||||
|
|
||||||
|
assigned-clocks = <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
|
||||||
|
assigned-clock-rates = <19200000>;
|
||||||
|
|
||||||
|
operating-points-v2 = <&dpu_opp_table>;
|
||||||
|
power-domains = <&rpmhpd SM8350_MMCX>;
|
||||||
|
|
||||||
|
interrupt-parent = <&mdss>;
|
||||||
|
interrupts = <0>;
|
||||||
|
|
||||||
|
ports {
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
|
||||||
|
port@0 {
|
||||||
|
reg = <0>;
|
||||||
|
dpu_intf1_out: endpoint {
|
||||||
|
remote-endpoint = <&dsi0_in>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
mdss_dsi0: dsi@ae94000 {
|
||||||
|
compatible = "qcom,mdss-dsi-ctrl";
|
||||||
|
reg = <0 0x0ae94000 0 0x400>;
|
||||||
|
reg-names = "dsi_ctrl";
|
||||||
|
|
||||||
|
interrupt-parent = <&mdss>;
|
||||||
|
interrupts = <4>;
|
||||||
|
|
||||||
|
clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_PCLK0_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_ESC0_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_AHB_CLK>,
|
||||||
|
<&gcc GCC_DISP_HF_AXI_CLK>;
|
||||||
|
clock-names = "byte",
|
||||||
|
"byte_intf",
|
||||||
|
"pixel",
|
||||||
|
"core",
|
||||||
|
"iface",
|
||||||
|
"bus";
|
||||||
|
|
||||||
|
assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>,
|
||||||
|
<&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>;
|
||||||
|
assigned-clock-parents = <&mdss_dsi0_phy 0>,
|
||||||
|
<&mdss_dsi0_phy 1>;
|
||||||
|
|
||||||
|
operating-points-v2 = <&dsi0_opp_table>;
|
||||||
|
power-domains = <&rpmhpd SM8350_MMCX>;
|
||||||
|
|
||||||
|
phys = <&mdss_dsi0_phy>;
|
||||||
|
|
||||||
|
status = "disabled";
|
||||||
|
|
||||||
|
dsi0_opp_table: opp-table {
|
||||||
|
compatible = "operating-points-v2";
|
||||||
|
|
||||||
|
/* TODO: opp-187500000 should work with
|
||||||
|
* &rpmhpd_opp_low_svs, but one some of
|
||||||
|
* sm8350_hdk boards reboot using this
|
||||||
|
* opp.
|
||||||
|
*/
|
||||||
|
opp-187500000 {
|
||||||
|
opp-hz = /bits/ 64 <187500000>;
|
||||||
|
required-opps = <&rpmhpd_opp_svs>;
|
||||||
|
};
|
||||||
|
|
||||||
|
opp-300000000 {
|
||||||
|
opp-hz = /bits/ 64 <300000000>;
|
||||||
|
required-opps = <&rpmhpd_opp_svs>;
|
||||||
|
};
|
||||||
|
|
||||||
|
opp-358000000 {
|
||||||
|
opp-hz = /bits/ 64 <358000000>;
|
||||||
|
required-opps = <&rpmhpd_opp_svs_l1>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
ports {
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
|
||||||
|
port@0 {
|
||||||
|
reg = <0>;
|
||||||
|
dsi0_in: endpoint {
|
||||||
|
remote-endpoint = <&dpu_intf1_out>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
port@1 {
|
||||||
|
reg = <1>;
|
||||||
|
dsi0_out: endpoint {
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
mdss_dsi0_phy: phy@ae94400 {
|
||||||
|
compatible = "qcom,dsi-phy-5nm-8350";
|
||||||
|
reg = <0 0x0ae94400 0 0x200>,
|
||||||
|
<0 0x0ae94600 0 0x280>,
|
||||||
|
<0 0x0ae94900 0 0x260>;
|
||||||
|
reg-names = "dsi_phy",
|
||||||
|
"dsi_phy_lane",
|
||||||
|
"dsi_pll";
|
||||||
|
|
||||||
|
#clock-cells = <1>;
|
||||||
|
#phy-cells = <0>;
|
||||||
|
|
||||||
|
clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
||||||
|
<&rpmhcc RPMH_CXO_CLK>;
|
||||||
|
clock-names = "iface", "ref";
|
||||||
|
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
|
mdss_dsi1: dsi@ae96000 {
|
||||||
|
compatible = "qcom,mdss-dsi-ctrl";
|
||||||
|
reg = <0 0x0ae96000 0 0x400>;
|
||||||
|
reg-names = "dsi_ctrl";
|
||||||
|
|
||||||
|
interrupt-parent = <&mdss>;
|
||||||
|
interrupts = <4>;
|
||||||
|
|
||||||
|
clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_BYTE1_INTF_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_PCLK1_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_ESC1_CLK>,
|
||||||
|
<&dispcc DISP_CC_MDSS_AHB_CLK>,
|
||||||
|
<&gcc GCC_DISP_HF_AXI_CLK>;
|
||||||
|
clock-names = "byte",
|
||||||
|
"byte_intf",
|
||||||
|
"pixel",
|
||||||
|
"core",
|
||||||
|
"iface",
|
||||||
|
"bus";
|
||||||
|
|
||||||
|
assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK_SRC>,
|
||||||
|
<&dispcc DISP_CC_MDSS_PCLK1_CLK_SRC>;
|
||||||
|
assigned-clock-parents = <&mdss_dsi1_phy 0>,
|
||||||
|
<&mdss_dsi1_phy 1>;
|
||||||
|
|
||||||
|
operating-points-v2 = <&dsi1_opp_table>;
|
||||||
|
power-domains = <&rpmhpd SM8350_MMCX>;
|
||||||
|
|
||||||
|
phys = <&mdss_dsi1_phy>;
|
||||||
|
|
||||||
|
status = "disabled";
|
||||||
|
|
||||||
|
dsi1_opp_table: opp-table {
|
||||||
|
compatible = "operating-points-v2";
|
||||||
|
|
||||||
|
/* TODO: opp-187500000 should work with
|
||||||
|
* &rpmhpd_opp_low_svs, but one some of
|
||||||
|
* sm8350_hdk boards reboot using this
|
||||||
|
* opp.
|
||||||
|
*/
|
||||||
|
opp-187500000 {
|
||||||
|
opp-hz = /bits/ 64 <187500000>;
|
||||||
|
required-opps = <&rpmhpd_opp_svs>;
|
||||||
|
};
|
||||||
|
|
||||||
|
opp-300000000 {
|
||||||
|
opp-hz = /bits/ 64 <300000000>;
|
||||||
|
required-opps = <&rpmhpd_opp_svs>;
|
||||||
|
};
|
||||||
|
|
||||||
|
opp-358000000 {
|
||||||
|
opp-hz = /bits/ 64 <358000000>;
|
||||||
|
required-opps = <&rpmhpd_opp_svs_l1>;
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
ports {
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
|
||||||
|
port@0 {
|
||||||
|
reg = <0>;
|
||||||
|
dsi1_in: endpoint {
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
port@1 {
|
||||||
|
reg = <1>;
|
||||||
|
dsi1_out: endpoint {
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
|
mdss_dsi1_phy: phy@ae96400 {
|
||||||
|
compatible = "qcom,dsi-phy-5nm-8350";
|
||||||
|
reg = <0 0x0ae96400 0 0x200>,
|
||||||
|
<0 0x0ae96600 0 0x280>,
|
||||||
|
<0 0x0ae96900 0 0x260>;
|
||||||
|
reg-names = "dsi_phy",
|
||||||
|
"dsi_phy_lane",
|
||||||
|
"dsi_pll";
|
||||||
|
|
||||||
|
#clock-cells = <1>;
|
||||||
|
#phy-cells = <0>;
|
||||||
|
|
||||||
|
clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
||||||
|
<&rpmhcc RPMH_CXO_CLK>;
|
||||||
|
clock-names = "iface", "ref";
|
||||||
|
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
};
|
||||||
|
|
||||||
dispcc: clock-controller@af00000 {
|
dispcc: clock-controller@af00000 {
|
||||||
compatible = "qcom,sm8350-dispcc";
|
compatible = "qcom,sm8350-dispcc";
|
||||||
reg = <0 0x0af00000 0 0x10000>;
|
reg = <0 0x0af00000 0 0x10000>;
|
||||||
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
||||||
<0>,
|
<&mdss_dsi0_phy 0>, <&mdss_dsi0_phy 1>,
|
||||||
<0>,
|
<0>, <0>,
|
||||||
<0>,
|
|
||||||
<0>,
|
|
||||||
<0>,
|
<0>,
|
||||||
<0>;
|
<0>;
|
||||||
clock-names = "bi_tcxo",
|
clock-names = "bi_tcxo",
|
||||||
|
|||||||
Reference in New Issue
Block a user